Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Clock generator with integrated PLL

Posted: 06 Dec 2005 ?? ?Print Version ?Bookmark and Share

Keywords:Dallas Semiconductor? DS1080L? clock generator?

The new crystal-based clock generator from Dallas Semiconductor features an integrated phase-locked loop (PLL) to generate clock outputs and three pin-selectable multiplier rates and three dither magnitudes to reduce EMI. The DS1080L clock generator delivers a cycle-to-cycle jitter of 75ps, and features a spread-spectrum disable mode and a power-down mode to conserve power.

When used with a low-cost 16MHz to 34.4MHz crystal, the new product can generate 16MHz to 134MHz output frequencies with pin-selectable integer multipliers of 1, 2 and 4. Pin-selectable center-spread dither magnitude choices are 0 percent (disabled), 0.5 percent, 1 percent and 1.5 percent. The spread-spectrum dither rate is fixed at fIN / 1024 to keep the dither rate above the audio frequency range. Using the spread-spectrum DS1080L for the system clock can simplify or eliminate shielding and filtering, thus reducing cost and minimizing design time, added Dallas Semi.

The DS1080L offers 3V to 3.6V operation over the automotive temperature range of -40C to 125C. This clock generator is available in an 8-pin microSOP. Pricing begins at 87 cents (10,000-up, FOB USA).

Article Comments - Clock generator with integrated PLL
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top