Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > T&M
?
?
T&M??

Unified methodology enables full-chip test

Posted: 16 Dec 2005 ?? ?Print Version ?Bookmark and Share

Keywords:mick tegethoff? cadence design systems? full-chip test? unified methodology? ip?

The article will discuss shortcomings of today's test flows and propose a unified methodology for implementing full-chip test.

View the PDF document for more information.



Article Comments - Unified methodology enables full-chi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top