Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

Building RISC cores with DSP enhancements

Posted: 16 Dec 2005 ?? ?Print Version ?Bookmark and Share

Keywords:chinh tran? kevin mcdermott? risc core? dsp? translation look-aside buffers?

Merging DSP onto the main processor creates efficient system architecture with smaller area and lower power.

View the PDF document for more information.

Article Comments - Building RISC cores with DSP enhance...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top