Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

HD-video decoder core reduces silicon area

Posted: 05 Jan 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Imagination Technologies? HD-video decoder core? PowerVR MSVDX?

Imagination Technologies is presenting its latest HD-video decoder core and a full range of digital video image enhancement technologies at this week's Consumer Electronics Show 2006 in Las Vegas. The PowerVR MSVDX HD IP core is a multi-standard high definition video decoder core enabling HD-DVD/Blu-ray decode and HD-Broadcast reception with maximized video-quality.

"The typical approaches to multi-standard video decoders are heavy on redundancy and/or processing overheads where either a separate core is used for each standard or a fully programmable engine is deployed with the usual inevitable overheads and inefficiencies," said Peter McGuinness, Business Development Director for the United States. "With PowerVR MSVDX, a stream decoder identifies the video standard on input and reconfigures the highly flexible modules in the core accordingly. This 'adequately flexible' solution has huge benefits in reducing silicon area and power consumption while providing image quality that beats traditional solutions."

PowerVR MSVDX supports up to 1080i/1080p and 2,048 x 1,024 resolutions and may be configured to support either single streams or up to four multiple streams. The decoder supports the wide range of decode standards, including H.264 (to High Profile), WMV9 (to Main profile), VC-1 (to Advanced profile), MPEG-2 (Main profile), MPEG-4 (to Advanced simple profile), DivX (Certified), and JPEG. This product can be configured with any subset of these standards, enabling effective management of codec royalty costs.

"PowerVR MSVDX goes from video stream reception, through decode, to produce the final picture without the requirement for any processing workload on the host processor other than frame buffer management and basic housekeeping. With the broadest range of supported standards, a small silicon area, and comprehensive supporting IP for image enhancement or HDTV baseband, MSVDX is the prime choice for HDTV silicon devices," added McGuinness.

The PowerVR MSVDX design is available as a soft IP macro coded in VHDL with full documentation, Synopsys Design Compiler scripts and VHDL simulation test benches. The core is synthesizable at a minimum of 150MHz in 130nm process.

Article Comments - HD-video decoder core reduces silico...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top