Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Xpedion upgrades GoldenGate simulator

Posted: 01 Feb 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Xpedion? GoldenGate 4.0?

Xpedion Design Systems announced the latest version of its GoldenGate simulator, version 4.0. According to the press release, this new version features capabilities such as running Monte Carlo analysis on parallel machines, dramatic simulation time reduction, remarkable memory efficiency, improved workflow, and 64bit support.

Xpedion said that the GoldenGate 4.0's improvements are a result of their focus to solve the problems faced by RFIC designers. The challenges are to meet tight specifications and to get into high volume production, said the company. Magnified by the trend into lower geometry RF CMOS and SiGe technologies, GoldenGate 4.0 addresses these challenges which cause traditional design tools and methodologies to break down, Xpedion said.

"RFIC designers need solutions for a new breed of design issues," commented Xpedion CEO Pete Rodriguez. "The leading RFIC companies use GoldenGate because we work with them to solve their problems in reaching high yield production."

The GoldenGate RFIC simulator has been developed specifically for RFIC designers who wish to perform advanced simulation and analysis. This simulator is completely integrated with Cadence's Analog Design Environment and uses Spectre Process Design Kits natively without the need for translation.




Article Comments - Xpedion upgrades GoldenGate simulato...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top