Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Accelerate FPGA design success with early defect discovery

Posted: 16 Feb 2006 ?? ?Print Version ?Bookmark and Share

Keywords:darren zacher? mentor graphics? fpga design? fpga designer kit? fpga defect discovery?

Having better upfront visibility into possible defects in HW/SW interaction can prevent the need for FPGA respins.

View the PDF document for more information.



Article Comments - Accelerate FPGA design success with ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top