Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

ST reduced chip power consumption with Synopsys' IC Compiler

Posted: 20 Feb 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? IC Compiler? STMicroelectronics? Nomadik? multimedia processor?

Synopsys Inc. announced that the IC Compiler, its next-generation place-and-route system, was used to successfully tape out the ultra-low-power version of STMicroelectronics' (ST) Nomadik multimedia processor.

According to the press release, the biggest challenge faced by the ST team on this design was to significantly reduce the power consumption while maintaining leadership in audio and video performance. The Galaxy Design Platform's comprehensive low-power support was a critical success factor in achieving these goals, said Synopsys. ST claimed that they were able to achieve significant productivity gains by being able to close the most difficult timing three times faster using IC Compiler.

"Synopsys' IC Compiler and Galaxy Design Platform have provided us with outstanding flow automation and quality of results to address all the challenges associated with ultra-low-power design," commented Alain Artieri, director in ST's application processor division. "Following its successful performance in this tapeout, we are now deploying IC Compiler on advanced 65nm multimedia designs."

The Nomadik family of multimedia processors is one of the world's most advanced platforms for mobile applications that offers makers of handheld multimedia devices a combination of ultra-low-power, unsurpassed audio and video quality, and scalability for different performance levels, said the press release. The Galaxy Design Platform was used for synthesis, physical implementation, test, sign-off and chip finishing. Synopsys added that Galaxy's comprehensive low-power methodology minimized the dynamic power by implementing multiple voltage domains that can be switched on or off as required. Galaxy also helped reduced the leakage power by automatically selecting an optimized mix of multi-threshold cells.




Article Comments - ST reduced chip power consumption wi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top