Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

STARC adopts Synopsys' IC compiler to boost efficiency

Posted: 29 Mar 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? Semiconductor Technology Academic Research Center? STARC? IC Compiler? STARCAD-21 flow?

Synopsys Inc. announced that the Semiconductor Technology Academic Research Center (STARC) has adopted its IC Compiler in the newly released STARCAD-21 V3.0 production flow.

According to STARC, STARCAD-21 aims to reduce design margins and to improve the efficiency of the RTL-to-GDSII flow. STARC also disclosed that it incorporated the IC Compiler into the STARCAD-21 flow because it provides up to 2x faster run times and better quality of results compared to its previous generations.

STARC delivered to its 11 members a flow with increased designer productivity that also supports a range of advanced capabilities in test, hierarchy, clock planning and low-power design. To achieve these goals, said the press release, STARC adopted not only IC Compiler, but also DFT MAX for test compression and Synopsys' new high-accuracy CCS library format.

In addition, IC Compiler's Extended Physical Synthesis technology enabled the STARCAD-21 flow to efficiently deal with increasingly common multi-mode designs.




Article Comments - STARC adopts Synopsys' IC compiler t...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top