Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys' DFT MAX reduces test costs on Nvidia GPUs

Posted: 31 Mar 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? NVIDIA? DFT MAX Test Synthesis?

Synopsys Inc. announced that Nvidia Corp. has adopted the Synopsys DFT MAX Test Synthesis with Adaptive Scan technology for its next-generation graphics processor chips.

According to the press release, reducing test costs while improving test quality was a driving factor in the adoption of DFT MAX. Proven on multiple 130-, 90- and 65nm designs, said Synopsys, DFT MAX consistently delivers predictable test cost reduction in an easy-to-use synthesis solution. The company further said that DFT MAX predictably reduces test costs by up to 50x compared with traditional scan techniques. The key advantage of DFT MAX is that it is easy to implement and is far less intrusive on design flows and design performance than alternative solutions, added Synopsys.

"DFT MAX delivers the significant test cost reduction needed for today's designs, while providing compression that's easy to implement due to its seamless integration with the Design Compiler flow," said Graham Etchells, director of marketing, Synopsys Implementation Group.




Article Comments - Synopsys' DFT MAX reduces test costs...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top