Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

0.35m CMOS process allows voltages from 3.3V to 120V

Posted: 16 May 2006 ?? ?Print Version ?Bookmark and Share

Keywords:H35? CMOS technology? austriamicrosystems?

austriamicrosystems' Full Service Foundry business unit announced its 0.35m high-voltage CMOS technology H35 with an additional set of 120V NMOS and PMOS devices. The new extension is said to allow the integration of 3.3V, 5V, 20V, 50V and 120V devices on a single chip without any process changes.

According to the company, H35 is a CMOS-based high-voltage process that matches BCD performance and chip sizes at lower process complexity. It is based on the 0.35m CMOS process transferred from TSMC. H35 offers scalable high-voltage NMOS and PMOS devices, floating logic libraries, and power-on resistance. This, said austriamicro, makes the technology suitable for fabless design houses and IDMs in fields such as power management products, display drivers, broadband and wireless applications, modems, sensors, capacitive actuators, printer and MEMS driver ICs.

For its automotive and medical qualified process, austriamicrosystems includes its design environment HIT-Kit, which comes with IO libraries. New designs using the 120V devices can already be started in the H35 50V process option, which is available for volume production. The company reported that all 50V devices and blocks can be reused without any layout modifications in the 120V option. Engineering runs supporting the 120V process option are already offered to dedicated customers, and volume production will be available by end of 2006.

"The new 0.35m CMOS process is the 5th generation of the high-voltage technologies from austriamicrosystems, and is produced in our 8-inch wafer fabrication," said Peter Gasteiner, senior vice president and general manager of austriamicrosystems' Full Service Foundry. "As only two mask level adders on top of CMOS are required, it makes H35 the process with the lowest complexity in the market. All of this makes H35 the optimum choice for achieving smallest possible die sizes at very competitive cost for a voltage range from 20V to 120V."




Article Comments - 0.35m CMOS process allows volt...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top