Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Simulation models simplify CEVA-based designs

Posted: 19 Jul 2006 ?? ?Print Version ?Bookmark and Share

Keywords:CEVA? CoWare? PSP? CEVA-TeakLite? CEVA-TeakLite-II?

CEVA Inc. and CoWare Inc. have jointly launched Processor Support Packages (PSPs) that support the use of CEVA-TeakLite and CEVA-TeakLite-II DSP cores within the CoWare system-level design environment. The jointly developed models, based on the SystemC high-level design language, allow designers to quickly perform early architectural exploration and trade-off analysis before committing a CEVA-based design to silicon.

Using the CEVA PSPs and the CoWare Platform Architect environment for ESL design, designers can explore and verify alternatives for using different cores, busses and cache sizes, as well as simulate hardware and software operating together, all without having to commit to a hardware prototype. This early-stage exploration capability streamlines the overall design process and reduces time to market for complex system development.

The PSPs can be configured within the CoWare environment to create and analyze a variety of platforms based on the CEVA cores. Using the instruction-accurate model, CoWare's tool provides fast simulation of the system, including software running on the processors, to give designers faster and more comprehensive insight into design behavior and potential trade-offs to achieve design goals.

PSPs that support the use of CEVA-TeakLite and CEVA-TeakLite-II DSP cores within the CoWare ESL design environment are available immediately from CoWare.

- Marty Gold

Article Comments - Simulation models simplify CEVA-base...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top