Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

NEC to enter EDA market with new C-based design tool

Posted: 25 Jul 2006 ?? ?Print Version ?Bookmark and Share

Keywords:NEC? EDA? C-language? design tool? XX?

NEC Corp. began marketing its C-language design tools last week with an eye on cracking the EDA market.

The tool, CyberWorkBench (CWB), is the result of C-based design tools developed by NEC's Central Research Laboratories. NEC started using the tools for chip design in 1999. In 2001, Matsushita started using the tools for ASIC and FPGA designs. "One of CWB's advantages is that the solution has been used to design many LSI chips," said an NEC spokesman.

The design flow is done in the C language. While C-based design tools are thought by some to be ill-suited for design control circuits, CWB includes two algorithms for data processing circuits and control circuits. So it can design the whole LSI chip that integrates data processing and control blocks, which is another advantage, said the spokesman.

NEC estimated the C-based design tool market could be worth about $1 billion by 2010. It hopes to grab a 10-20 percent stake in the new market from leaders Cadence, Mentor and Synopsys.

NEC will begin shipping a beta version this week, with the product version scheduled to begin in September. An annual license for the minimum configuration is priced at about $300,000. The CWB is on exhibit at this week's Design Automation Conference 2006 in San Francisco.

- Yoshiko Hara
EE Times

Article Comments - NEC to enter EDA market with new C-b...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top