Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

New Synopsys tool speeds production, time-to-market

Posted: 28 Jul 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? PrimeYield tool suite?

Synopsys Inc. recently launched the PrimeYield tool suite that promises IC designers more control over the manufacturability of their designs. Built for 65nm and smaller technology nodes, the company said the tool suite integrates design with manufacturing by accurately predicting design-induced mechanisms that threaten manufacturing tolerances and by providing automated correction guidance to upstream design implementation tools.

Developed in close collaboration with customers and partners, Synopsis said PrimeYield is built on production-baseline technology and manufacturing models used by foundries and IDMs. A tool that can predict and correct manufacturing-sensitive design patterns before tapeoutthus preventing such problems from threatening manufacturing tolerancesprovide designers improved control over the manufacturability of their advance 65nm designs. In turn, manufacturers are able to improve process efficiencies and minimize yield loss. The result is accelerated time-to-production and time-to-market for leading-edge devices.

At 65nm and below, chip production is highly sensitive to process issues, such as lithography errors, chemical-mechanical polishing (CMP) and particle-induced defects. To address these critical issues, the tool suite includes the following modules: lithography compliance checking, which flags potential lithographical errors and process-variation effects for the designer earlier in the design process; model-based CMP, which locates and analyzes uneven metal fill, a major source of systematic failures in advanced chip designs; and critical area analysis, which enables analysis and improvement of critical areas with higher probability of yield loss in the design layout.

PrimeYield is also tightly linked to design implementation. It drives automatic correction within Synopsys' IC Compiler advanced physical implementation solution and accurate parasitic extraction within the Star-RCXT tool.

"As the newest component of our DFM solution set, we believe [Prime Yield] will further enable our customers to improve their device performance and accelerate their time to production," said Raul Camposano, CTO, Sr. VP and general manager of Synopsys' Silicon Engineering Group. "With these advantages, we are helping them meet tight market windows, thereby enhancing their profitability."

PrimeYield list pricing starts at $225,000 per module.




Article Comments - New Synopsys tool speeds production,...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top