Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

IC implementation device targets 65nm/45nm designs

Posted: 04 Aug 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Sierra Design? Olympus-SoC? IC implementation?

Sierra Design Automation Inc. has introduced Olympus-SoC, an IC implementation system that bridges the gap between design and manufacturing environments. The new product is a next-generation netlist-to-GDSII system that addresses lithography variation and timing closure in the highest-capacity IC implementation architecture in the industry today, the company said.

Olympus-SoC builds upon the company's design-for-variability solution, Sierra Pinnacle, and extends it with litho-driven detailed routing technology. This solution is targeted for high-end customers in wireless, handheld, graphics, STBs, networking and processor application segments who are designing at 65nm and below processes. The company also disclosed that the product is currently in controlled availability at early partner sites with general availability later this year.

With early 65nm chips heading towards production and test chip trials at 45nm underway, three critical design challenges have emerged: lithography-aware physical implementation; variation-based timing closure (or design for variability or multi-mode multi-corner); and, physical design capacity.

Olympus-SoC is targeted at 65nm/45nm designs. It allows designers to account for design, process and lithography variation throughout the IC design flow. Integral to the device is the company's next-generation detailed routing architecture that embeds variation-aware timing, optimization and litho-modeling to address OPC/RET effects early in the design cycle and ensure faster timing closure for complex process rules of 65nm and below. Technology highlights include litho-driven routing, unique OptRoute technology, powerful ECO routing, and sign-off quality timer.

"Today, many of the top-20 semiconductor houses are standardizing on Sierra Pinnacle for variation-based timing closure," said Pravin Madhani, president and CEO, Sierra Design Automation Inc. "Olympus-SoC builds upon Sierra's ground-breaking architecture to deliver the industry's first variation and litho-driven netlist-to-GDSII IC implementation system. With our OptRoute technology, we have achieved an unprecedented level of unification between litho-driven routing and timing optimization that enable rapid high-yield design closure. Unlike current offerings in the market, Sierra Olympus-SoC is the only implementation system built ground-up to address the gap between design and manufacturing."

Sierra Olympus-SoC is available immediately with prices beginning at $995,000 for a one-year license.

Article Comments - IC implementation device targets 65n...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top