Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

Platform FPGA design ups DSP performance

Posted: 16 Oct 2006 ?? ?Print Version ?Bookmark and Share

Keywords:DSP? FPGA? GPP? SoC function? MIMO?

Emerging tech such as MIMOwhich uses complex DSP algorithms requiring massive parallel processing capabilitiesare promoting the use of platform FPGAs for DSP solutions.

View the PDF document for more information.



Article Comments - Platform FPGA design ups DSP perform...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top