Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

BiCMOS tech improves performance of power management ICs

Posted: 03 Nov 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Zarlink Semiconductor? Zarlink Analog Foundry? BiCMOS? power management ICs?

Zarlink Semiconductor announced the release of a sub-micron BiCMOS process technology specifically addressing increasing customer demand for control and intelligence in power management chips.

The new technology combines Zarlink Analog Foundry's 20V 5GHz WPX/Y analog bipolar technology with a set of CMOS control aspects that are crucial in the fabrication of electronic components responsible for controlling power and extending battery life in consumer products, such as game consoles, mobile telephones and computers, as well as certain automotive applications.

"Most competing BiCMOS offerings are CMOS-centric with poor bipolar components. Building on our WP bipolar power management process expertise, we have integrated our 0.8? CMOS process to develop the only true analog bipolar BiCMOS technology available. Our next steps are to incorporate our DMOS technology onto this process to permit the development of a BCDMOS process capability," said Dr. Peter Osborne, chief technology officer, Zarlink Analog Foundry.

Zarlink Analog Foundry will be discussing its new BiCMOS process technology at the 2006 FSA Suppliers Expo and Conference in Taipei, Taiwan next week (Nov. 8).

Article Comments - BiCMOS tech improves performance of ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top