Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

TI unveils 'first' DDR3 register-with-PLL for RDIMMs

Posted: 10 Nov 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Texas Instruments? phase-locked loop? DDR3? RDIMMs? RDIMM?

The SN74SSTE32882 from Texas Instruments Inc. (TI) is touted by the company as the industry's first fully integrated register and phase-locked loop (PLL) for DDR3 registered dual in-line memory modules (RDIMMs).

"The SN74SSTE32882 is the first device on the market enabling the future of cost- and power-efficient registered DIMMs for next generation servers and high-end PCs," said Kent Novak, general manager of the high-speed communications group.

Touting reduced power consumption and board space, the single-chip device supports data rates of 800 mega-transfers per second (MTps) to 1,066MTps. Manufactured in the company's 130nm process technology, the SN74SSTE32882 also integrates a high-performance, low-skew buffer with the register and low-jitter PLL. Integrating the PLL eliminates the need to tune the memory module, thus simplifying design and board layout to accelerate server and RDIMM manufacturers' market entry.

This 28-bit 1:2 configurable registered buffer is designed for 1.5V VDD operation. One SN74SSTE32882 per DIMM is required to drive up to 36 SDRAM loads. The edge-controlled circuit outputs meet SSTL_15 specifications and are optimized for terminated DIMM loads. To provide maximum flexibility and support industry-standard DIMM configurations, the clock and control outputs can be programmed for the appropriate drive.

The SN74SSTE32882 fully supports parity features as defined by the Joint Electron Device Engineering Council (JEDEC) to improve server system reliability. The SN74SSTE32882 also supports spread spectrum clocking (SSC) to reduce EMI.

The SN74SSTE32882, in a 176-pin BGA with 0.65mm ball pitch in an 11-by-20 grit, is already sampling and will be in full production in Q3 2007.

- Vince Biancomano

Article Comments - TI unveils 'first' DDR3 register-wit...
*? You can enter [0] more charecters.
*Verify code:
Related Datasheets
Part Number Description Category
? SN74SSTE32882 28-Bit to 56-Bit Regist Buffer w/Address Parity Test & 1-4 Pair Diff Clock PLL Actives - Transistors and Diodes



Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top