Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Freescale, Synopsys ink verification agreement

Posted: 22 Nov 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Freescale? Synopsys? verification agreement? Discovery Verification Platform? SystemVerilog?

Freescale Semiconductor Inc. and Synopsys Inc. have signed an agreement for Freescale's use of the latter's electronic design automation software for the functional verification of complex semiconductor designs. Freescale currently deploys Synopsys' Discovery Verification Platform for SystemVerilog-based verification, including the VCS functional verification solution with Native Testbench technology.

"We are glad to conclude this agreement, which is consistent with our plan to use Synopsys VCS and SystemVerilog," said Chekib Akrout, vice president of design technology for Freescale.

"Freescale and Synopsys have worked together for many years to drive the successful industry standardization of SystemVerilog," said Manoj Gandhi, senior vice president and general manager, verification group, Synopsys, Inc. "Freescale has shown industry leadership through its early endorsement of SystemVerilog and we look forward to continuing our relationship."




Article Comments - Freescale, Synopsys ink verification...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top