Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Networks

Design an M-LVDS clock distribution network

Posted: 18 Dec 2006 ?? ?Print Version ?Bookmark and Share

Keywords:AdvancedTCA-compliant M-LVDS clock distribution network design? clock distribution network design? LVDS design? Davor Glisic? National Semiconductor?

Short, narrow stubs coupled with signal drivers that have controlled output edge-rates are the key to increased noise margin and improved overall performance of any multipoint network. By keeping this in mind and following PCB design recommendations, reliable clock distribution networks can be designed with ease.

View the PDF document for more information.

Article Comments - Design an M-LVDS clock distribution ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top