Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

Mosaid touts first 65nm memory controller IP

Posted: 24 Jan 2007 ?? ?Print Version ?Bookmark and Share

Keywords:65nm? DDR SDRAM controller IC? DDR SDRAM controller chip? interface IC? interface chip?

Intellectual property (IP) provider Mosaid Technologies Inc. announced early this week what it called the industry's first complete DDR SDRAM controller and interface IP, as well as fractional PLL IP, in 65nm process technology.

Mosaid said Memorize, the DDR SDRAM controller and interface IP solution, and Maestro, a flexible fractional-N PLL product line, are available today in 65nm process geometry from a leading foundry, and for porting to other foundries.

SoC "vendors designing for consumer electronics productsparticularly portable devicesrequire IP in 65nm processes that free up chip overhead for increased functionality," said Michael Kaskowitz, Mosaid's senior vice president of semiconductor IP, in a statement. "Mosaid's memory controller and PLL solutions in 65-nm resolve real-world design problems of performance, power and risk."

Mosaid said more information, including datasheets, on Memorize and Maestro is available from the company's Website.

- Dylan McGrath
EE Times

Article Comments - Mosaid touts first 65nm memory contr...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top