Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Address SI issues in high-speed board design

Posted: 01 Feb 2007 ?? ?Print Version ?Bookmark and Share

Keywords:signal integrity? SI? ASIC? flip chip packaging? processors?

This article discusses some of the SI challenges and the factors associated with high-speed interface designs that are enabled with key features of a RapidIO switch.

View the PDF document for more information.

Article Comments - Address SI issues in high-speed boar...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top