Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

ChipX intros standard-cell ASIC alternative

Posted: 08 Feb 2007 ?? ?Print Version ?Bookmark and Share

Keywords:ASIC? Embedded Array? UMC? ChipX? X-Cell?

Offering a new alternative to standard-cell ASICs, ChipX has introduced a line of so-called Embedded Array products built around structured ASIC libraries.

Also known as a structured ASIC fabric, ChipX' Embedded Arrays are based on a 130nm process from Taiwan foundry provider United Microelectronics Corp. (UMC).

Configurable logic
ChipX' products are based on the company's patented X-Cell configurable logic technology. As a result, designers can make logic changes, corrections or additions to the device using a standard automated tool flow, according to the fabless ChipX.

With the products, re-spins or logic feature changes can be implemented faster and less expensive than manually inserted changes to metal layer masks. Such additions can be completed in as few as six weeks, a contrast with a full standard cell device re-spin requiring a minimum of 12 weeks and potentially a full mask set, according to the company.

''The time required to develop standard-cell ASICs in advanced processes is long and costs in the tens of millions of dollars, so companies cannot afford to make mistakes,'' said Elie Massabki, VP of marketing at ChipX, in a statement.

'Compelling solution'
''Furthermore, the ability to develop derivative products, no matter how small the changes are, is also an expensive and time-consuming undertaking that many companies are sometimes forced to eliminate,'' he said. ''In price-sensitive markets, companies need to reach the lowest cost solution as quickly as possible in order to gain acceptance and win market share. Embedded Array products are designed to address and offer a compelling solution for all these issues.''

ChipX Embedded Array products can embed more than 8 million true ASIC gates, 10Mbits of memory, various mixed signal PHY cores such as PCIe, USB 2.0, DDR/DDRII, as well as analog cores such as PLLs, ADCs, DACs along with 800 standard cell I/Os, including LVDS, HSTL, SSTL and LVCMOS. A broad range of packages is available for this family of products.

- Mark LaPedus
EE Times

Article Comments - ChipX intros standard-cell ASIC alte...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top