Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Xilinx ships 65nm FPGAs for high-performance DSPs

Posted: 09 Feb 2007 ?? ?Print Version ?Bookmark and Share

Keywords:DSP? FPGA? Virtex-5? Xilinx? XtremeDSP?

Xilinx Inc. has announced initial shipments of its 65nm Virtex-5 SXT FPGAs optimized for high-performance DSPs. The company said its SXT platform establishes an industry record for DSP performance delivering 352GMACs at 550MHz, while consuming 35 percent less dynamic power as compared to previous 90nm generation devices. It is likewise the first DSP-optimized FPGA family to integrate serial transceivers, according to the company.

The Virtex-5 SXT platform expands the company's XtremeDSP portfolio with three device options that meet the ultrahigh DSP bandwidth and lower system cost requirements of next-generation wireless and video applications. With shipment of the SXT platform, the third of four Virtex-5 FPGA platforms, Xilinx brings the performance, power and cost benefits of the 65nm process node to system developers 12 months in advance of competing solutions.

Enhanced DSP slice
The Virtex-5 SXT platform delivers the highest ratio of DSP blocks-to-logic needed for high-performance DSP applications in wireless, such as WIMAX and high-definition video surveillance and broadcast. The enhanced DSP slice (DSP48E) includes a 25-by-18bit multiplier, a 48bit second stage for accumulation and arithmetic operations and a 48bit output that can be expanded to 96bits. The wider data path and output enable increased dynamic range and higher precision as well as optimized support for single precision floating point operations using half the resources consumed by 90nm FPGAs.

The DSP48E slice also includes integrated cascade routing enabling parallel processing at full 550MHz speed, delivering an industry-leading 352GMACs of DSP performance using the 640 DSP48E blocks available in the largest Virtex-5 SXT device. Additional capabilities include an independent C register and an expanded second stage with support for SIMD operations and pattern detection for more efficient DSP implementation.

The SXT platform meets the ever-increasing I/O bandwidth requirements of high-performance DSP applications with up to 16 low-power 3.2Gbps RocketIO serial transceivers that support industry-standard protocols such as CPRI/Obsai, HD/SDI, Serial RapidIO, PCIe and GbE among others. PCIe and GbE are supported with built-in protocol blocks and interfaces.

65nm triple-oxide tech
With the industry's first 65nm triple-oxide technology, the Virtex-5 SXT platform reduces overall dynamic power consumption by as much as 35 percent and maintains a low static power consumption, which makes it suitable in defense and public safety applications that require longer battery life, such as handheld SDR. Also, the enhanced DSP48E block consumes only 1.4mW/100MHz typical at 38 percent toggle rate, and the Virtex-5 RocketIO transceivers consume as little as 100mW typical at 3.2Gbps, all of which combine to lower the overall system power and cost.

The Virtex-5 SXT devices range in logic density from 35,000 to 95,000 logic cells and have 192 to 640 dedicated DSP48E slices, providing the highest level of system integration that enables developers to select the right mix of features to optimize overall system cost. These devices also offer the highest memory-to-logic ratio for efficiently implementing memory-intensive functions in video processing and medical imaging with up to 10.3Mbyte of memory offering maximum aggregate bandwidth of 58Tbps.

Virtex-5 SXT engineering samples are shipping today for the mid-range SX50T device, with smallest SX35T and largest SX95T devices to follow over the next four months. The SX50T device will list for $299 in 1,000 unit volumes by 2H 2008. For even further cost reductions, the Virtex-5 EasyPath program offers up to 80 percent cost reduction that will be available at time of volume production.

Article Comments - Xilinx ships 65nm FPGAs for high-per...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top