Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

0.18?m flash memory reprogramming in user boot mode

Posted: 05 Feb 2007 ?? ?Print Version ?Bookmark and Share

Keywords:CISC microcontroller? MCU? reprogramming of flash memory? user MAT? clock-synchronous communications interface?

This application note describes the reprogramming of flash memory (the user MAT) via a clock-synchronous communications interface in the user boot mode of the H8SX/1582F, and mainly concerns the slave (receive) side.

View the PDF document for more information.




Article Comments - 0.18?m flash memory reprogrammi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top