Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Fujitsu standardizes on Synopsys solutions for 65nm sign-off

Posted: 09 Mar 2007 ?? ?Print Version ?Bookmark and Share

Keywords:ASIC? COT? design flow? sign-off solution? 65nm?

Synopsys Inc. announced that Fujitsu Ltd has standardized on Synopsys' PrimeTime and Star-RCXT products as the timing sign-off solution for its 65nm ASIC and COT design flows.

According to the press release, the seamless integration of static timing analysis, delay calculation and interconnect parasitic extraction combined with the high accuracy delivered by Synopsys' tools will enable Fujitsu and its customers to achieve faster design closure.

"A sign-off solution that ensures silicon accuracy while providing high performance and capacity is extremely important to our design flows at 65 nm and below," said Shoji Ichino, general manager, design platform development division, electronic devices business unit of Fujitsu. "We extended our usage of the Star-RCXT and PrimeTime products to our 65nm process because of Star-RCXT's proven sub-femtofarad-accurate extraction technology and PrimeTime's advanced analysis capabilities for designs at the 65nm process nodes."

"Synopsys continues to advance its proven timing analysis and extraction capabilities and deliver the best-in-class sign-off solution for our customers at the 65nm process node," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group.




Article Comments - Fujitsu standardizes on Synopsys sol...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top