Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Stir manufacturing into design effectively

Posted: 16 Mar 2007 ?? ?Print Version ?Bookmark and Share

Keywords:chemical-mechanical polishing? lithography? Virtuoso RET Suite? Cadence Chip Optimizer? physical design tools?

Semiconductor companies looking to maximize yield will need to deploy more effective methods to account for manufacturing effects early in IC development.

View the PDF document for more information.




Article Comments - Stir manufacturing into design effec...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top