Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Controls/MCUs

Synthesizable CIO DDR RLDRAM II controller for Virtex-4 FPGAs

Posted: 12 Mar 2007 ?? ?Print Version ?Bookmark and Share

Keywords:Virtex-4? Common I/O? DDR? RLDRAM II? Xilinx?

This application note describes how to use a Virtex-4 device to interface to Common I/O (CIO) Double Data Rate (DDR) Reduced Latency DRAM (RLDRAM II) devices. The reference design targets two CIO DDR RLDRAM II devices at a clock rate of 200/235 MHz with data transfers at 400/470Mbps per pin.

View the PDF document for more information.

Article Comments - Synthesizable CIO DDR RLDRAM II cont...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top