Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

1:7 Deserialization in Spartan-3E FPGAs at speeds up to 666Mbps

Posted: 12 Mar 2007 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA? Spartan-3E? deserialization? flat panel display? Xilinx?

Spartan-3E devices are used in a wide variety of applications requiring 1:7 deserialization at speeds up to 666Mbps. This application note targets Spartan-3E devices in applications that require 4-bit or 5-bit receive data bus widths and operate at rates up to 666Mbps per line with a clock at 1/7th the bit rate. This type of interface is commonly used in flat panel displays and automotive applications.

View the PDF document for more information.

Article Comments - 1:7 Deserialization in Spartan-3E FP...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top