Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Networks

PCIE series Final Inch designs in PCI Express applications Generation 2-5Gbps

Posted: 02 Apr 2007 ?? ?Print Version ?Bookmark and Share

Keywords:PCI Express transmitter? PCIe transmitter? SPICE modeling?

To ensure interoperability between PCI Express transmitter and receiver devices, we will stress a typical interconnect design by stimulating their SPICE model components and devices with stressed data patterns. This paper will cover techniques to stress the system with reduced driver amplitude as well as jitter and noise injection.

View the PDF document for more information.

Article Comments - PCIE series Final Inch designs in PC...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top