Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Lattice unrolls GPON BMR reference design

Posted: 18 Apr 2007 ?? ?Print Version ?Bookmark and Share

Keywords:burst mode receiver? BMR reference design? BMR FPGA?

Lattice Semiconductor Corp. has released its PURESPEED I/O burst mode receiver (BMR) FPGA reference design for gigabit passive optical networks (GPONs). This reference design uses Lattice's unique Adaptive Input Logic (AIL) block found on its LatticeSC and LatticeSCM FPGAs to rapidly establish stable clock to data timing relationships within the fast lock times specified in the GPON ITU-T G.984.1 specification, which requires the optical line termination (OLT) to lock to incoming data within 50bit times.

The Lattice BMR solution leverages the fast locking, low latency AIL circuitry in the PURESPEED I/O to perform the data recovery, making it the smallest footprint (256 BGA package) and lowest power (150mW) FPGA-based BMR solution available, according to Lattice. AIL is one of the key building blocks within the PURESPEED I/O architecture featured on the LatticeSC/M family of FPGAs. Other key components of the PURESPEED I/O include high-performance I/O buffers with dedicated logic, built-in shift register and DDR/SDR Mux/Demux logic, and dedicated clock divider circuitry for by-2 and by-4 clock division.

Integrated into the LatticeSC devices are high-channel count Serdes blocks supporting 3.8Gbps data rates, PURESPEED parallel I/O providing 2Gbps, innovative clock management structures, FPGA logic operating at 500MHz and massive amounts of block RAM, said Lattice.

- Gina Roos
eeProductCenter




Article Comments - Lattice unrolls GPON BMR reference d...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top