Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Virtex-5-based devt kit speeds PCIe design time

Posted: 18 Apr 2007 ?? ?Print Version ?Bookmark and Share

Keywords:PCIe design? PCI Express applications? Virtex-5 FPGA?

Xilinx Inc. has announced the availability of the Virtex-5 FPGA development kit for PCIe. The complete solution includes a development kit and protocol pack files that accelerate time-to-market for designers developing 1-8 lane PCIe applications in communications and networking, video and broadcast, storage and computing, industrial as well as aerospace/defense markets. This solution provides access to everything needed to evaluate and design with the Xilinx end-point block for PCIe.

Xilinx Virtex-5 FPGAs, with built-in endpoint blocks for PCIe and low-power 3.2Gbps RocketIO GTP transceivers, provide a fully integrated solution that has passed the PCI-SIG Compliance Workshop "plugfest" for v1.1.

This development kit allows engineers to quickly get a PCIe design up and running right out-of-the-box within an hour. Each development kit includes components needed to complete a Virtex-5 FPGA-based PCIe design.

The kit is supported by the Virtex-5 protocol pack for PCIe and includes protocol-specific PHY characterization report, IP cores, interoperability data and technical documentation.

"Our complete PCIe solution and development kit will enable thousands of designers to adopt PCIe by reducing design risk and lowering total system design cost through fast and reliable design closure," said Per Holmberg, marketing director of the programmable digital systems group at Xilinx.

The Virtex-5 LXT FPGA development kit for PCIe is available for immediate order at a price of $2,200.




Article Comments - Virtex-5-based devt kit speeds PCIe ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top