Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Layout viewer serves trillion transistors

Posted: 02 May 2007 ?? ?Print Version ?Bookmark and Share

Keywords:layout viewer? 3D presentation? chip design?

Micro Magic Inc. claims that its Max-View GDSII layout viewer provides instantaneous viewing at any zoom level of chips with up to 1 trillion transistors.

According to the company, the viewer lets users see an entire chip design and zoom, pan, push, and pop; control layer visibility; use a cell hierarchy browser; debug after placement and routing; check design rule errors with an interface to Mentor Graphics' Calibre product; select and check net connections; and view a 3D representation of the layout.

To attract customers, the company is giving away the Max-View layout viewer for free for the first year, said Micro Magic CEO Mark Santoro. The viewer will be free until the Design Automation Conference in June 2008. It's not beta code, Santoro noted it's a "production tested" product.

"It's faster than anything out there," he said. "It can load any chip and redisplay it in real time. We have tested it on some of the world's biggest chips, and the redisplay was instant."

The free Max-View licenses are available to U.S.-based engineers at organizations actively working in IC design or research. Multiple licenses per company are allowed. Engineers can register on line for a free license.

- Richard Goering
EE Times

Article Comments - Layout viewer serves trillion transi...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top