Rethinking DFT strategies in nanometer designs

One of the challenges confronting the semiconductor industry is the need for more-advanced manufacturing tests. At-speed test has become standard at the 130nm process node. As the industry races to the 90nm and 65nm nodes, manufacturers are exploring other types of advanced test.

Chee-Chun Tay, applications consultant at Mentor Graphics Corp., tackles more of DFT strategies in nanometer designs.

View the PDF document for more information.