Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Fanout buffers prevent unwanted oscillations

Posted: 21 Jun 2007 ?? ?Print Version ?Bookmark and Share

Keywords:LVPECL LVDS buffers? fanout buffers? fail safe I/O protection?

Micrel Inc. has added two fanout buffers to its patent-pending Fail Safe Input (FSI) family.

The SY89467/8U are high-speed, fully differential LVPECL and LVDS buffers with a fanout of 20 and a 2:1 mux input targeted at hot swap applications. The SY89467U and SY89468U are optimized to prevent unwanted oscillations and maintain output stability when an input signal's swing collapses or disappears.

Micrel's FSI family prevents a metastable output condition when the input signal is removed or the amplitude fails. The 3-pin internal input termination simplifies designs and interfaces to any differential signal, AC- or DC-coupled, without any level shifting or termination resistor networks in the signal path.

To further improve the jitter performance, a superior, patented mux input crosstalk isolation design has been implemented that reduces crosstalk by up to 70 percent. AC performance is guaranteed from DC through 1.5GHz, with rise and fall times less than 110ps for LVDS and LVPECL outputs. Jitter performance is guaranteed to be less than 10psp-p over temperature and voltage.

The product family guarantees operation over the full industrial temperature range of -40C to 85C) and supply voltage operation from 2.5V to 3.3V.

Pricing for 1,000 quantities are $6.15. Free evaluation boards for are now available.

- Ismini Scouras

Article Comments - Fanout buffers prevent unwanted osci...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top