Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Altera touts support for new JEDEC standard

Posted: 18 Jul 2007 ?? ?Print Version ?Bookmark and Share

Keywords:memory interfaces? DDR3 SDRAM standard? FPGA?

Altera Corp. announced what it touts as the FPGA industry's first full-compliance support for high-performance DDR3 memory interfaces.

Under the newly ratified JESD79-3 JEDEC DDR3 SDRAM standard, Altera's Stratix III family of FPGAs provides designers with the high-performance and low-power benefits of DDR3 memory that are becoming increasingly critical for a wide range of communications, computing and video processing applications.

These applications process large amounts of data that require quick and efficient access for optimum memory performance. Compliance with the JESD79-3 JEDEC DDR3 SDRAM standard meets the 1.5V, low-power supply voltage of DDR3 memory, which provides about a 30 percent system power reduction, faster performance and increased memory density for next-generation systems, while maintaining software compatibility with existing DDR applications.

Stratix III FPGAs support read and write leveling functionality embedded directly into the I/O element. This helps ensure compliance with the JEDEC write leveling requirement and corrects alignment of data reaching the FPGA fabric. DDR3 DRAM makers Elpida, Micron, Qimonda, Samsung and Hynix have all qualified various speed and density DDR3 memory devices for subsequent end-product use.

"By understanding our customers' future design needs, and working closely with the JEDEC standards committee, we made sure Stratix III FPGAs include both read and write leveling functionality for DDR3 compliance," said Louie Leung, Altera's marketing director.

The fly-by termination used in DDR3 improves signal integrity, but causes flight time skew between the clock and data signals. Altera's implementation compensates for the skew by providing staggered DQ signals for high-speed operation.

The DDR3 SDRAM standard includes features, functionalities, AC and DC characteristics, packages and ball/signal assignments. This standard defines the minimum set of requirements for JEDEC-compliant 512Mbits through 8Gbits for x4, x8 and x16 DDR3 SDRAM devices.




Article Comments - Altera touts support for new JEDEC s...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top