Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

SST ships samples of all-in-one memory chip

Posted: 20 Jul 2007 ?? ?Print Version ?Bookmark and Share

Keywords:all-in-one memory chip? chip samples? SST memory chip?

Silicon Storage Technology Inc. has begun sampling its SST88VP1107 memory chip that combines the key benefits of NOR, NAND and RAM in a single package.

The SST88VP1107 comes configured with 512KBytes instant-on boot NOR, 128MBytes execute-in-place (XIP) code storage, 120MByte data storage and 12MByte system RAM for mobile and embedded applications.

According to SST, the new product is the only single-bus, single-package product that offers a completely managed memory subsystem in a 10mm x 13mm x 1.4mm LBGA package. With code storage (NOR), data storage (NAND) and system RAM (Pseudostatic RAM, or PSRAM) functions all on a single PSRAM bus, the SST88VP1107 is well suited for applications that need high-density memory with enhanced performance, superior quality and high reliability.

By leveraging SST's Pseudo-NOR (PNOR) technology, All-in-OneMemory optimizes the use of NAND flash for both code and data storage, eliminating the need for high-density NOR. The PNOR area provides 128MByte XIP code storage and emulates high-density NOR by using NAND as nonvolatile storage and PSRAM as cache.

In the SST88VP1107, 4MBytes of PSRAM is configured as cache for the PNOR area. Caching NAND flash content helps extend endurance and improve reliability of NAND flash by minimizing direct read/write access to the NAND flash. The inherent demand paging scheme of the cache also eliminates the need for shadowing XIP code, thus reducing the size of required built-in system RAM.

The SST88VP1107 is the first product incorporating SST All-in-OneMemory technology. The product offers a memory-mapped ATA area providing 120MBytes of data storage on the PSRAM bus, eliminating the need for an ATA physical interface. In addition, the SST88VP1107 offers a built-in Flash File System (FFS), Memory Management Unit (MMU) and hardware Error Checking and Correcting (ECC) engine. The hardware ECC engine corrects up to eight random bit errors and is tailored for advanced multilevel cell and single-level cell NAND technology. Together, the FFS, MMU and the ECC engine make the NAND flash memory management transparent to the host system, thus eliminating the need for additional hardware and software on the host, and reducing the effort and time required for software development.

Pricing starts at $17 in 10,000-unit quantities.

- Ismini Scouras

Article Comments - SST ships samples of all-in-one memo...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top