Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

65nm RF design kit rolls from Mentor Graphics, TSMC

Posted: 26 Nov 2007 ?? ?Print Version ?Bookmark and Share

Keywords:65nm design kit? analog design tools?

A design kit that allows 65nm mixed-signal and RF process technology has been announced by Mentor Graphics Corp. and Taiwan Semiconductor Manufacturing Co. Ltd. The 65nm mixed-signal and RF process has copper interconnect and low-k dielectrics on nine layers of metal with a core voltage of 1.2V and I/O voltages of 1.8-, 2.5- and 3.3V. It covers logic and supports inductors, Metal-Insulator-Metal and metal fringe capacitors, N-well isolation and multiple threshold voltage devices.

Customers receive a tutorial with the design kit explaining the flow between analog design tools, foundry process information and the design method.

- Peter Clark
EE Times Europe




Article Comments - 65nm RF design kit rolls from Mentor...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top