Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

SI solution provides multimode/corner capability for 65/45nm

Posted: 17 Dec 2007 ?? ?Print Version ?Bookmark and Share

Keywords:signal integrity? SI solution? design flow?

Mentor Graphics Corp. has released a new technology in its Olympus-SoC place and route product that accelerates SI closure and improves the reliability of manufactured silicon.

The Multi-Corner, Multi-Mode (MCMM) capability of Olympus' Static Timing Analysis (STA) engine concurrently computes delay shift and glitch for any number of mode/corner scenarios in a single pass. MCMM analysis enables customers to address reliability issues such as crosstalk delay, glitch, power, and electromigration while reducing the time to achieve design closure. The Olympus-SoC product's detailed routing and optimization engines have been enhanced to help eliminate SI violations concurrently over all variation scenarios.

Customers designing at 65/45nm are experiencing a significant increase in SI-related timing violations due to increasing dominance of lateral wire capacitance. An explosion in the number of mode and corner scenarios that must be addressed exacerbates the problem, significantly increasing the time to design closure. Current solutions are severely limited due to inability of the core STA engines to represent more than a single mode/corner combination for SI analysis. This severely hampers design teams who are forced to run several iterations with a lot of manual intervention.

Mentor's place and route division has invented a technique to concurrently compute and maintain mode/corner-specific delay shift, glitch, power, and electromigration data in a single analysis run. The solution includes additional enabling technologies such as:

  • Per clock, per corner, and per mode timing window computation;

  • Fast incremental SI updates over all mode/corners concurrently during implementation;

  • Routing techniques such as SI driven track assignment, wire spreading, and track reordering;

  • SI bottleneck identification for directed concurrent delta-delay, delta-slew and glitch optimization.

    "Multi-mode multi-corner SI closure is a latent design issue that critically impacts design performance and schedules," said Senthil Krishnasamy, physical design director at AMD. "Mentor's new MMMC SI optimization technology addresses this issue comprehensively and we are very impressed with the quality of results and the reduced time to design closure. Olympus-SoC MMMC SI optimization is now a standard part of our design flow."

    "AMD is designing some of the world's most complex chips and we are very happy to partner with them in solving 65/45nm design issues," said Pravin Madhani, general manager, place and route division, Mentor. "Other solutions, including signoff quality timing and SI engines, are critically handicapped because they were designed to handle SI analysis for only one corner at a time. Olympus-SoC's MCMM SI capability addresses a major unmet need in the design community."




  • Article Comments - SI solution provides multimode/corne...
    Comments:??
    *? You can enter [0] more charecters.
    *Verify code:
    ?
    ?
    Webinars

    Seminars

    Visit Asia Webinars to learn about the latest in technology and get practical design tips.

    ?
    ?
    Back to Top