Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Matsushita taps Synopsys compiler for 45nm design

Posted: 30 Jan 2008 ?? ?Print Version ?Bookmark and Share

Keywords:compiler? 45nm design? RTL synthesis?

Synopsys Inc. announced that its IC Compiler has been used in Matsushita Electric Industrial Co. Ltd's 45nm SoC device tapeout.

In addition to IC Compiler place-and-route solution, Matsushita also used Synopsys' Design Compiler solution for high-quality RTL synthesis, and the PrimeTime SI timing analysis solution and Star-RCXT extraction tool for silicon-accurate sign-off. Using the latest technologies in Synopsys' Galaxy Design Platform, Matsushita was successful in meeting their goals for smaller die size and lower power consumption required for its advanced consumer electronics SoC design.

"Design productivity and power consumption are important problems in SoCs for consumer applications," said Hakuhei Kawakami, director at corporate system LSI division, semiconductor company, Matsushita. "We expect Synopsys to deliver advanced technology for the nanometer process. Synopsys synthesis, sign-off and place-and-route solutions have been deployed in Matsushita's 45nm design."

Consisting of more than 250 million transistors, Matsushita's 45nm device integrates three to four times more logic than its predecessor. Matsushita turned to IC Compiler for its XPS (extended physical synthesis) technology, which accelerates timing closure by extending physical synthesis to full place-and-route. In addition, IC Compiler provided tight correlation to sign-off using PrimeTime SI for timing analysis and Star-RCXT for extraction. Matsushita is actively deploying IC Compiler on a broad range of designs and has also moved to the latest technology in RTL synthesis by making Design Compiler topographical technology a standard part of their flow.

"Over the years, Synopsys has invested heavily in R&D at each new technology node from 90nm to 65nm and beyond," said Antun Domic, senior VP and general manager of Synopsys' implementation group. "We congratulate Matsushita on their success, and we plan to continue working closely with them for the mutual benefit of both companies by extending the advanced design capabilities of the Galaxy Design Platform."

Article Comments - Matsushita taps Synopsys compiler fo...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top