Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Embedded

Synopsys enters embedded memory market

Posted: 07 Mar 2008 ?? ?Print Version ?Bookmark and Share

Keywords:embedded memory IP? bulk logic CMOS?

Synopsys Inc. has announced the expansion of its DesignWare IP portfolio with the addition of an SRAM-1T embedded memory IP that is implemented in bulk logic CMOS technology, requiring no additional manufacturing costs.

As part of a cooperative technology licensing and development with Novelics, Synopsys will also offer a family of low-power and high-performance standard SRAM IP. The silicon-proven DesignWare embedded memory IP will enable the design and manufacturing of higher performance and more power-efficient SoCs.

Content and feature-rich products require faster, more power-efficient SoCs with increasingly large amounts of on-chip memory. High-density SRAM-1T memory IP enables integration of up to three times more memory than a standard 6T-SRAM, enabling chips to incorporate more system memory on-chip, thus lowering power and overall system cost.

The DesignWare coolSRAM-1T is implemented on a bulk logic CMOS process and does not require additional masks or manufacturing steps. According to the company, This implementation provides designers with a true zero-added-cost solution, offering up to 15 percent reduction in manufacturing costs compared to existing SRAM-1T products.

Unlike competitive solutions, the DesignWare coolSRAM-1T memory IP is a compiler-based solution providing designers with immediate access to the specific memory IP instance they need without any compromise on instance storage capacity or topology. The combination of not having to pay a premium on wafer price coupled with the flexibility of the compiler-based technology enables designers to reduce system-level power and cost, even for designs with small amounts of memory.

Intuitive solution
In addition to the SRAM-1T offering, Synopsys will provide a family of high-performance and low-power standard SRAMs that include single port 6T, dual port 8T, register file and ultra high density ROM. The new DesignWare coolSRAM memory IP enables the implementation of a 32Kbyte Cache memory operating well over 1GHz while drawing less than 6?W/MHz as measured on a leading 65nm low-power process. The compilers also include advanced power control features such as leakage control and block-level sleep mode to implement system-level power management, enabling increased battery life for portable devices.

"Embedded memory often represents well over 50 percent of the transistors on a chip, and thus, plays a crucial role in a designer's ability to differentiate their designs," said Joachim Kunkel, vice president and general manager of the solutions group at Synopsys. "Synopsys is expanding into this high growth IP market with the SRAM-1T embedded memory IP solution that allows designers to lower system cost and integration risk, while also offering a set of standard SRAMs that provides low power and high performance characteristics."

The SRAM and SRAM 1T IP will be available in Q1 08.

Article Comments - Synopsys enters embedded memory mark...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top