Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Virtex-5 evaluation platform targets ASIC prototyping

Posted: 19 Mar 2008 ?? ?Print Version ?Bookmark and Share

Keywords:Xilinx Virtex-5? FPGA? ASIC?

Tokyo Electron Device Ltd (TED) has announced the inrevium TB-5V-LX330-EX evaluation platform for ASIC prototyping with the Xilinx Virtex-5 FPGA LX330. The inrevium TB-5V-LX330-EX is equipped with Virtex-5 FPGA LX330 and includes a high-speed memory DDR/DDR2 SDRAM and major interfaces such as DVI, USB and Ethernet as standard equipment. It can also support a wide variety of interfaces by connecting various daughter cards to the extended I/O.In addition, stacking multiple boards using this extended I/O will support a large-scale LSI development, says TED. Other features include Xilinx XC5VLX330-2FFG1760; DDR2-SDRAM (16bit) chips and DDR-SDRAM (32bit) chip; DVI Tx/Rx (up to UXGA), USB (slave),Ethernet (10/100/1000); High-speed expansion I/O connectors (120 pin x 4); Configuration control (inrevium TE7725PF); and High efficiency DC/DC ? Module (Linear Technology LTM4600).

The evaluation platform comes with the reference design of DDR2 SDRAM DFI (DDR PHY Interface) that has been jointly developed and evaluated with Denali Software Inc.

The inrevium TB-5V-LX330-EX will ship in April.

Article Comments - Virtex-5 evaluation platform targets...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top