Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > T&M
?
?
T&M??

The failure mode and effect analysis (FMEA) implementation for CSD

Posted: 26 May 2008 ?? ?Print Version ?Bookmark and Share

Keywords:PSoC Designer application note? failure mode? effect analysis? FMEA?

One of the main development goals for capacitive sensing applications is to enhance the reliability of devices with capacitive sensors in harsh or sensitive environments. Improvements in front panel reliability are achieved through different methods. New capacitive sensing methods such as the Sigma-Delta Modulator (CSD) and successive approximation (CSA), both offered as user modules in PSoC Designer from Cypress Semiconductor, feature improved SNR, EMI and ESD immunity, and immunity to power supply and input transients. Considerable efforts are also made to eliminate improper operation modes in software. Such software tricks include APIs that employ different positive or negative noise thresholds and debounce counters. This application note by Vadym Grygorenko demonstrates how to use the unique hardware reconfiguration possibilities available in PSoC devices to detect errors in capacitive sensing measurements at runtime.

View the PDF document for more information.





Article Comments - The failure mode and effect analysis...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top