Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Controls/MCUs

PSoC adds ADC for fast analog sampling

Posted: 29 May 2008 ?? ?Print Version ?Bookmark and Share

Keywords:flash memory? mixed-signal array? ADC? powerline communications?

Cypress Semiconductor Corp. recently introduced a PSoC mixed-signal array with an enhanced ADC for fast analog sampling and expanded 8Kbytes of flash memory capacity for complex algorithm processing.

The CY8C23x33 targets applications with rich feature and software content, ranging from motor control, to camera image engines, to powerline communications and more. The PSoC mixed-signal architecture integrates programmable analog and digital blocks with an 8bit MCU, a combination that offers designers flexibility for a variety of applications.

The CY8C23x33 features an 8bit successive approximation (SAR) ADC to allow a high sampling rate of 375KSps. It offers 26 GPIOs to deliver a high level of configurability to adapt quickly to changes in feature requirements. The device is available in a 5mm x 5mm QFN package to minimize board space. The CY8C23x33 PSoC devices feature four digital blocks, including two basic and two communication blocks, and four analog blocks, including two continuous time and two switched capacitor blocks. One of the device's digital blocks is a dedicated hardware I?C block that enables fast and easy programmability to reduce design time.

The CY8C23533 is available in a 32-pin 5mm x 5mm QFN package and the CY8C23433 is available in a 28-pin SSOP package.

Pricing starts at $1.80 in quantities of 100,000 or more. Devices are available in full production.

- Ismini Scouras

Article Comments - PSoC adds ADC for fast analog sampli...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top