Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Memory/Storage
?
?
Memory/Storage??

OTP memory cells meet 0.35?m process

Posted: 13 Jun 2008 ?? ?Print Version ?Bookmark and Share

Keywords:OTP memory? field programmable memory? DC/DC converters?

austriamicrosystems' Full Service Foundry business unit announced at the Design Automation and Conference, a further expansion of its IP block portfolio with the launch of a complete set of OTP (one-time-programmable) cells for its 0.35?m process family. Easy and economical trimming of analog and digital parameters, such as bandgap trimming, biasing, storage of serial numbers, temperature correction or unique configuration codes, makes them the ideal solution in ADCs, DC/DC converters, LDOs, lighting and power management products.

"Offering an easy to use and reliable field programmable memory solution without the need for additional masks enables our customers to design highly competitive products," says Thomas Riener, general manager, Full Service Foundry at austriamicrosystems. "The OTP blocks allow storing of analog and digital parameters, such as bandgap trimming, biasing, storage of serial numbers, temperature correction or unique configuration codes without wasting silicon area."

The polyfuse-based OTP memory cell "PPROM" is available in two fixed sizes of 4bit x 8bit and 16bit x 8bit and comes with a parallel interface. It is accessible like a static RAM and offers direct addressed outputs.

The "PPTRIM" blocks available in sizes of 8bit, 16bit, 32bit, 48bit and 64bit offers a three-wire interface and auto-load at power-on reset. Both types of blocks are infield programmable at 3.3V operating voltage, data retention is guaranteed for at least 10 years.

All OTP blocks are fully automotive and medical qualified and are available for austriamicrosystems advanced 0.35?m CMOS, high-voltage CMOS and SiGe-BiCMOS technologies. The silicon-proven OTP blocks can be obtained from austriamicrosystems based on a one-time license fee. Customers will receive the simulation model (Verilog format), abstract (LEF format) as well as the timing library in TLF format. The OTP blocks can be easily integrated into the product design using the HIT-Kit, austriamicrosystems' process design kit.





Article Comments - OTP memory cells meet 0.35?m pr...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top