Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Implementing DDR2 PCB layout on the TMS320DM646x DSP

Posted: 20 Jun 2008 ?? ?Print Version ?Bookmark and Share

Keywords:DDR2? PCB layout? TMS320DM646x? DSP?

This application report from Texas Instruments contains implementation instructions for the DDR2 interface contained on the TMS320DM646x DSP device. The approach to specifying interface timing for the DDR2 interface is quite different than on previous devices.

The previous approach specified device timing in terms of data sheet specifications and simulation models. The system designer was required to obtain compatible memory devices, as well as the device-specific data sheets and simulation models. This information would then be used to design the PCB using high-speed simulation to close system timing.

For the DM646x DDR2 interface, the approach is to specify compatible DDR2 devices and provide the PCB routing rule solution directly. TI has performed the simulation and system design work to ensure DDR2 interface timings are met. This document describes the required routing rules.

The DM646x EVM provides an example of a PCB layout following these routing rules that passes FCC EMI requirements. You may copy the DDR2 portion of this layout directly, but the intent is to allow enough flexibility in the routing rules to meet other PCB requirements.

View the PDF document for more information.

Article Comments - Implementing DDR2 PCB layout on the ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top