Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Low power design for analog/mixed-signal IP

Posted: 24 Jun 2008 ?? ?Print Version ?Bookmark and Share

Keywords:power gating? low power design? analog/mixed-signal IP? USB 2.0?

By Navraj Nandra
Synopsys

Power reduction and management techniques using multiple clock and power domains, dynamic voltage and frequency scaling and power gating are effective for digital circuits but for analog design, lowering power consumption must be considered early in the design phase. Starting with the techniques for lowering the power consumption in analog circuits such as operational amplifiers, this article will then focus on low power design for high-speed serial interconnects. Different architectures for output drivers and methods such as level shifting, for ac-coupled systems such as PCIe, Serial ATA and XAUI will be discussed. System designers are influencing the specifications of high speed serial interconnects and a good example of this can be seen with the emerging standards for the USB protocol: LPM and HSIC. USB is prevalent as the high-speed serial interconnect in portable devices such as smart phones and mobile Internet devices. The goal of link power management (LPM) is to reduce power consumption of USB devices and hosts, potentially extending battery life by at least 20 percent. HSIC or "high speed inter-chip USB" allows low power high-speed data transfers (480Mbit/s) using a source synchronous clocked serial interface. Both will be reviewed in this article.

Back to basics: The op amp
In the design of analog/mixed-signal IP many factors contribute to the overall consumption of power. The common methods include:

? Simplifying the complexity of the circuit and using folded designs exploiting the complementary properties of NMOS and PMOS devices.

? Taking conventional architectures and converting them into designs that consume less power with adaptive biasing.

? Gearing the integrated circuit technology towards low power performance by using high Vt processes for example 65nm LP or 40nm LP. Although this may not necessarily reduce power in the active mode as more current is needed to drive the high-speed transmitter in the slower, low power technologies.

? Decreasing transistor dimensions together with lowering the supply voltage.

Before delving into power reduction techniques for high speed serial interfaces, consider the case of an operational amplifier as the techniques applied here are pertinent to many other circuit examples.

1. The power consumption of the operational amplifier can be reduced by use of an architecture with only a single (differential) stage. This will reduce the current consumption of the device. However, a method of maximizing the gain, while preserving an acceptable bandwidth and slew rate are now required in the single gain stage.

2. The output stage could be designed to provide sufficient output drive while quiescently consuming as little power as possible.

3. Optimizing the biasing circuit will reduce the power consumption in the op-amp. This is achieved by reducing the internal stage currents by programming an external current in the form of a resistor outside the integrated circuit. Speed, voltage noise and junction leakage will now become major considerations for the designer as these parameters are affected by the value of the bias current programmed.

4. Two important factors that determine the maximum power dissipation in an integrated circuit are the technology used for the design and the type of application. A particular application for CMOS op-amps could be low power switched capacitor filters. If a lower power/low leakage CMOS technology such as 65LP or 40LP is used, then there are two important requirements in the op-amp design. First there must be enough current to charge the compensation capacitor and load capacitor in the required time. Second there must be enough current in the second gain stage transistor to maintain a phase margin of 45 to avoid ringing and degradation of the settling time. If the output current of this circuit is less than the quiescent bias current then this is known as a Class A circuit.

5. Quiescent power dissipation can be reduced by replacing Class A op-amps with Class AB and dynamic op-amps. The Class AB output stage is designed to be biased at small currents so quiescent power dissipation is correspondingly lower.

6. The basic two-stage differential input op-amp can be designed in the sub-threshold current region to minimize the current consumption.

Scaling issues: Is analog anti-Moore?
Whereas scaling of digital circuits is has been investigated in detail, the application of scaling analog circuits is still not that common. For example typical transistor dimensions in an analog circuit are a few multiples larger than 40nm minimum channels.

The sub-threshold characteristics of devices with channel lengths below 2?m are very different to devices with larger dimensions. It has been observed that the current becomes exponentially dependent on drain voltage independent of VDS. This effect is sometimes referred to as "drain induced barrier lowering" (DIBL). If this effect can be avoided then IDdecreases exponentially as VGS is reduced below VT.

Scaling devices, and reducing the supply voltage accordingly, will not degrade open circuit voltage gain. Scaling dimensions but keeping supply voltage constant will, however, decrease the gain. The dynamic range of circuits such as op-amps fall because the analog signal range becomes limited due to the reduction in the power supply voltage. The problems of scaling down include fabrication challenges, limitations in the design of devices and circuits and the efficiency and distribution of power supplies.

Thermal noise will remain constant because the device transconductance remains constant under constant field scaling. The 1/f noise intensifies, but the effect of this can be reduced by translating the signal to a higher portion of the frequency spectrum, using chopper stabilization.

Low power guidelines
A set of guidelines can be developed for low power analog design, considering the op-amp as an example: the biasing circuitry, input, output and compensation stages can be examined.

The DC biasing circuitry for the op-amp must provide accurately determined and suitably regulated quiescent biasing currents at very low current levels. The current must be insensitive to changes in temperature, supply voltage and process tolerances.

The configuration of the input stage will dictate whether the op-amp can be used in a single low voltage (1.2V, or lower) supply application. Therefore the following properties are desirable (but not always possible) on a particular low power analog design:

  • Very low power supply operation using core devices

  • Class B or AB output stage " this reduces the quiescent power dissipation particularly in a leaky process

  • A rail to rail common mode input range

  • A load-capacitance aware compensation scheme

  • Capability to drive a small output load

  • Bandwidth and slew rate commensurate with supply current

  • Getting high precision by keeping offsets low, high input impedance, high CMRR and high PSRR.


1???2?Next Page?Last Page



Article Comments - Low power design for analog/mixed-si...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top