Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Power/Alternative Energy
Power/Alternative Energy??

FAN5109 VCC bypass considerations to reduce voltage spikes

Posted: 30 Jun 2008 ?? ?Print Version ?Bookmark and Share

Keywords:V<SUB>CC</SUB> spikes? FAN5109 driver? NMOS?

The use of smaller semiconductor geometries results in faster switching times. It is well-known in the industry that the lower switching losses allow for higher frequency operation. This doesn�t come without penalty, however, since faster switching times also result in larger voltage spikes due to the parasitic inductance and capacitance of the board layout and component packaging. As switching times decrease, experienced power supply designers take greater care to minimize output transistor voltage spikes that are generated in the end product.

Few people, however, realize that the geometries of other power components in today�s designs are also decreasing, making them fast enough that their voltage spikes also need to be considered to ensure reliable, robust designs. An example is the latest breed of driver circuits.

The focus of this document is to understand and mitigate VCC spikes when using the new FAN5109 driver.

View the PDF document for more information.

Article Comments - FAN5109 VCC bypass consid...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top