Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Amplifiers/Converters
?
?
Amplifiers/Converters??

TI rolls 16bit single-channel ADC, low-jitter clock

Posted: 14 Jul 2008 ?? ?Print Version ?Bookmark and Share

Keywords:single-channel ADC? low-jitter clock synthesizer? FPGA?

ADS5483

Texas Instruments Inc. has introduced a 16bit, single-channel, 135MSps ADC and a low-jitter clock synthesizer. The combined signal chain solution provides unmatched dynamic system-level performance in communications, defense, and test and measurement applications. The data converter and clock are available on the same evaluation module (EVM) to facilitate fast evaluations of these complex systems.

Low noise enhances performance in wide-bandwidth applications.

The ADS5483 ADC has the industry's highest SNR and spurious free dynamic range (SFDR) over comparable ADCs on the market, for input frequencies from DC through the second Nyquist zone. Sampling at 135MSps, the ADC can achieve a SNR of 78.6dBFS with 95dBc SFDR for a 70MHz input frequency (IF), which is up to 3.5dB greater SNR or 8dB greater SFDR over comparable ADCs. The higher performance of the ADS5483 increases design flexibility and benefits many applications. For example, it offers greater accuracy for test and measurement systems and higher sensitivity with larger bandwidths in wireless communication including air interfaces, such as W-CDMA, TD-SCDMA, WiMAX, LTE and multicarrier 3GSM.

In wide-bandwidth applications, the ADS5483 eases analog front-end design by incorporating a fully differential input buffer, a common feature across TI's family of ADS54xx ADCs. Developed in TI's BiCom3 high-speed process technology, this buffer provides constant input impedance over input frequency and eliminates kickback from the ADC's track-and-hold structure to ensure consistent linearity of the signal. In addition, unlike competitive ADCs, the ADS5483 utilizes differential DDR LVDS outputs to reduce significantly the number of I/O traces and pins it consumes on FPGA or ASIC devices.

Highly flexible clock
The ultralow jitter CDCE72010 clock synthesizer provides best-in-class additive jitter performance at less than 50fs, which meets the jitter requirements to clock high-speed ADCs, such as the ADS5483. For example, the combined EVM using the CDCE72010 and a crystal band pass filter to drive the ADS5483 at 122.8MSps achieves a high system-level SNR of 78dBFS SNR and 89.1dBc SFDR with a 100MHz input frequency.

The new clock synthesizer can accommodate a wide range of frequencies to meet the requirements of various systems, such as wireless base stations or test and measurement equipment. It can support up to 10 LVPECL, 10 LVDS or 20 LVCMOS configurable outputs at frequencies up to 1.5GHz and input frequencies from 8kHz up to 500MHz. Designers can integrate two frequency sets within one clock synthesizer with the option of two external VCO/VCXOs. The CDCE72010's on-chip EEPROM stores default settings, which allows designers to reduce system start-up time and eliminates the need for an external component.

Signal chain solutions
The ADS5483 and the CDCE72010 are available on the same EVM to facilitate fast evaluations of complex systems. To provide designers with frequency planning flexibility, the EVM includes an open socket for the VCXO and crystal filter as well as bypass for external source clock input. TI also offers the TSW1200 digital capture tool, available across a wide portfolio of TI's high-speed LVDS-output ADCs. The TSW1200 enables rapid evaluation for ADCs of up to 16bit resolution and 500MSps sample rates to simplify design and help designers bring systems to market faster.

The ADS5483 and CDCE72010 are both available today in QFN-64 PowerPAD packages. Pricing in quantities of 1,000 is $65 for the ADS5483 and $10.95 for the CDCE72010. Samples, EVMs and the TSW1200 capture cards for rapid and cost-effective evaluation are available today.





Article Comments - TI rolls 16bit single-channel ADC, l...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top