Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

ST showcases first PHY IP for 6Gbit/s SATA HDDs

Posted: 21 Aug 2008 ?? ?Print Version ?Bookmark and Share

Keywords:SATA HDD? IP PHY 6Gbit/s? Intel IDF?

STMicroelectronics has demonstrated the world's first MIPHY (Multi Interface PHY) Physical Layer interface for the new 6Gbit/s SATA technology. PHY macro-cells perform the high-speed serialization and de-serialization of data to and from the disk and provide a 20bit-wide parallel interface to the link layer. SATA is the most popular interface for HDD, and the ST demonstration coincided with the announcement by the SATA International Organization (SATA-IO) of the new specification, which doubles the maximum data transfer speed from 3Gbit/s to 6Gbit/s, during the Intel Developer Forum (IDF) held this week in San Francisco.

ST's 6Gbit/s SATA PHY is an intellectual property (IP) block designed to be integrated with other functions into low power SoC devices supporting 1.53Gbit/s and 3Gbit/s as well as 6Gbit/s SATA HDDs for mobile and desktop computing applications. The ST demonstration features the SATA PHY serial interface, fabricated in 65nm CMOS technology.

"As consumers store ever-increasing amounts of music, photographs, videos, and other multimedia files on their hard disks, they require faster data transfer rates," said Vittorio Peduto, general manager of ST's data storage division. "ST has worked closely with the SATA-IO organization to ensure that it can manufacture and deliver a proven solution to HDD manufacturers at the earliest possible time."

The 65nm MIPHY IP block is a significant enhancement to the previous generation in 90nm technology, says ST. The company also adds that the new MIPHY delivers greater value to drive manufacturers by offering a 35 percent reduction in die size and 30 percent reduction in power consumption. Further architectural improvements in equalization and transmitter and receiver circuitry have resulted in enhanced jitter tolerance and lower transmit jitter, claims ST.





Article Comments - ST showcases first PHY IP for 6Gbit/...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top