Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Controls/MCUs

Using the MIPS32 M4K processor core SRAM interface in microcontroller applications

Posted: 21 Aug 2008 ?? ?Print Version ?Bookmark and Share

Keywords:core MIPS32 M4K? SRAM? microcontroller? application note?

There are several features of the MIPS32 M4K core that make it well suited for use in the MCU application space. This paper will address one of those features: the SRAM interface, which is a standard feature of the MIPS32 M4K core.

The M4K core does not internally support instruction cache (I-cache) or data cache (D-cache) as standard features because of the size and cost restraints in typical MCUs. The MCU environment must fit the maximum number of general purpose IO in the smallest package possible.

What is needed for microcontroller applications is an interface that will allow for tight coupling between the processor core and the memory system with a minimum of interface logic. The MIPS32 M4K core SRAM interface is an excellent solution.

View the PDF document for more information.

Article Comments - Using the MIPS32 M4K processor core ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top